%0 Journal Article %T Improving logic-level representation of taylor expansion diagram using attributed edges %J Iranian Journal of Science and Technology Transactions of Electrical Engineering %I Shiraz University %Z 2228-6179 %D 2006 %\ 12/27/2006 %V 30 %N 6 %P 735-748 %! Improving logic-level representation of taylor expansion diagram using attributed edges %K Formal verification %K Taylor expansion diagram %K attributed edge %K register transfer level %R 10.22099/ijste.2006.878 %X Formal verification of complex digital systems requires a mechanism for efficient representation and manipulation of arithmetic as well as random Boolean functions. Although the Taylor Expansion Diagram can be used effectively to represent arithmetic expressions at the vector level, it is not efficient in the use of memory for representing bit-level logic expressions. In this paper, we present modifications to TED that will improve its ability for logic representation while maintaining its robustness in arithmetic representation. Our experimental results show a 30% reduction in the number of nodes in some benchmarks.            %U https://ijste.shirazu.ac.ir/article_878_b90d14f84316c090553e832dda4cbc2f.pdf